

### Product Overview

The NSI68515 is a single-channel reinforced isolated gate driver which is pin-compatible for popular opto-coupled gate driver. It can source and sink 5A peak current. System robustness is supported by 150kV/us minimum common-mode transient immunity (CMTI).

The NSI68515 includes crucial protection features such as miller clamp, DESAT, UVLO and soft turn off. RDY and short circuit fault are reported through separate pins. With high driving current, wide supply voltage range and excellent protection features, NSI68515 is suitable for high reliability, power density and efficiency switching power system.

### Key Features

- 5A peak source and sink output current.
- Pin compatible for opto-coupled gate drivers.
- Driver side supply voltage: up to 32V with UVLO
- Internal active miller clamp
- DESAT protection with 140mA soft turn off
- RDY and FLT report under emergency circumstance
- High CMTI:  $\pm 150\text{kV/us}$
- Automatically reset option.
- 100ns typical propagation delay
- 100ns maximum pulse width distortion
- Operation ambient temperature:  $-40^{\circ}\text{C} \sim 125^{\circ}\text{C}$
- RoHS& REACH Compliant
- Lead-free component, suitable for lead-free soldering profile:  $260^{\circ}\text{C}$ , MSL2

### Safety Regulatory Approvals

- UL recognition:  $5700V_{\text{RMS}}$
- DIN EN IEC 60747-17(VDE 0884-17):2021-10
- CSA component notice 5A
- CQC certification per GB4943.1-2011


### Applications

- Isolated IGBT gate drive
- Industrial Motor Drives and Solar Inverters
- UPS and Power Supplies


### Device Information

Part Number	Auto-Reset	RDY Report	Output Rail to Rail
NSI68515LC	No	No	Yes
NSI68515AC	Yes	No	Yes
NSI68515RC	Yes	No	No
NSI68515UC	Yes	Yes	Yes

### Functional Block Diagram



NSI68515LC, NSI68515AC, NSI68515RC



NSI68515UC

## INDEX

1. PIN CONFIGURATION AND FUNCTIONS.....	3
2. ABSOLUTE MAXIMUM RATINGS.....	4
3. ESD RATINGS.....	4
4. RECOMMENDED OPERATING CONDITIONS.....	5
5. THERMAL INFORMATION.....	5
6. SPECIFICATIONS.....	6
6.1. ELECTRICAL CHARACTERISTICS.....	6
ELECTRICAL CHARACTERISTICS(CONTINUED).....	7
ELECTRICAL CHARACTERISTICS(CONTINUED).....	8
6.2. SWITCHING ELECTRICAL CHARACTERISTICS.....	9
6.3. SWITCHING ELECTRICAL CHARACTERISTICS.....	10
7. HIGH VOLTAGE FEATURE DESCRIPTION.....	12
7.1. INSULATION AND SAFETY RELATED SPECIFICATIONS.....	12
7.2. DIN EN IEC 60747-17 (VDE 0884-17):2021-10 INSULATION CHARACTERISTICS.....	13
7.3. SAFETY LIMITING VALUES.....	14
7.4. REGULATORY INFORMATION.....	15
8. FUNCTION DESCRIPTION.....	16
8.1. OVERVIEW.....	16
8.2. POWER SUPPLY.....	17
8.3. OUTPUT STAGE.....	17
8.4. $V_{CC1}$ , $V_{CC2}$ AND UNDER VOLTAGE LOCK OUT (UVLO).....	18
8.5. ACTIVE PULL-DOWN.....	18
8.6. SHORT CIRCUIT CLAMPING.....	19
8.7. INTERNAL ACTIVE MILLER CLAMP.....	19
8.8. DESATURATION (DESAT) PROTECTION.....	20
8.9. SOFT TURN-OFF.....	20
8.10. FAULT ( <b>FLT</b> ).....	20
9. APPLICATION NOTE.....	22
9.1. TYPICAL APPLICATION CIRCUIT.....	22
9.2. DESIGN FOR ANODE, CATHODE.....	22
9.3. INTERLOCK PROTECTION.....	23
9.4. SELECTING INPUT RESISTOR.....	23
9.5. DESIGN FOR <b>FLT</b> /RDY.....	24
9.6. DESIGN FOR $R_{ON}$ AND $R_{OFF}$ .....	24
9.7. DESAT PROTECTION.....	24
9.8. EXTERNAL CURRENT BUFFER DESIGN.....	25
9.9. PCB LAYOUT.....	26
10. PACKAGE INFORMATION.....	27
11. ORDERING INFORMATION.....	28
12. DOCUMENTATION SUPPORT.....	28
13. TAPE AND REEL INFORMATION.....	29
14. REVISION HISTORY.....	30
IMPORTANT NOTICE.....	31

# 1. Pin Configuration and Functions




Table 1.1 NSI68515 Pin Configuration and Description

SYMBOL	PIN NUMBER		FUNCTION
	NSI68515xC (x=A, L, R)	NSI68515UC	
GND1	1,4	1	Input-side ground pin
V <sub>CC1</sub>	2	3	Input power supply
FLT	3	6	Fault output pin. Active low to report overcurrent or short circuit
CATHODE	5,8	8	Cathode of LED emulator
ANODE	6,7	7	Anode of LED emulator
V <sub>EE2</sub>	9,12	9,16	Driver side negative supply pin
CLAMP	10	10	Internal active miller clamp to prevent false turn-on
OUT	11	11	Driver output pin
V <sub>CC2</sub>	13	12	Driver side positive supply pin
DESAT	14	14	Desaturation voltage input. When the voltage on DESAT pin exceeds the threshold voltage. Device will response a Fast overcurrent and short circuit protection
NC	15	2,4,15	No Connection
GND2	16	13	Driver side ground pin
RDY	/	5	Power good signal. Active low to report under voltage lock

## 2. Absolute Maximum Ratings

Parameters	Symbol	Min	Max	Unit
Driver Side Supply Voltage	$V_{CC2-V_{EE2}}$	-0.3	35	V
Driver Side Supply Voltage	$V_{CC2-GND2}$	-0.3	35	V
Driver Side Supply Voltage	$V_{EE2-GND2}$	-17.5	0.3	V
Output Signal Voltage - DC	$V_{OUT}, V_{CLAMP}$	$V_{EE2}-0.3$	$V_{CC2}$	V
Average Input Current	$I_{F\_AVG}$		25	mA
Peak Transient Input Current	$I_{F\_PEAK}$		1	A
Reverse Input Voltage	$V_{R\_MAX}$		6.5	V
Operating Junction Temperature	$T_J$	-40	150	°C
Storage Temperature	$T_{stg}$	-65	150	°C
Input Side Supply Voltage	$V_{CC1}$	GND1-0.3	GND1+6	V
Anode-GND1 voltage	$V_{Anode}$	GND1-0.3	GND1+6	V
Cathode-GND1 voltage	$V_{cathode}$	GND1-0.3	GND1+6	V
$\overline{FLT}$ / RDY Pin Voltage	$V_{FLT}/ V_{RDY}$	GND1-0.3	$V_{CC1}$	V
$\overline{FLT}$ / RDY Input Current	$I_{FLT}/ I_{RDY}$		20	mA
DESAT Voltage	$V_{DESAT}$	GND2-0.3	$V_{CC2}+0.3$	V

## 3. ESD Ratings

		Symbol	Value	Unit
Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	$V_{ESD\_HBM}$	±2000	V
	Charged-device model (CDM), per AEC Q100-011	$V_{ESD\_CDM}$	±1000	V

- 1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 4. Recommended Operating Conditions

<i>Parameters</i>	<i>Symbol</i>	<i>Min</i>	<i>Max</i>	<i>Unit</i>
Ambient Temperature	$T_A$	-40	125	°C
Input Current (ON)	$I_{F(ON)}$	7	16	mA
Input Voltage (OFF)	$V_{F(off)}$	-5.5	0.9	V
Input Side Supply Voltage	$V_{CC1-GND1}$	3	5.5	V
Anode-GND1 voltage	$V_{Anode}$	-0.3	5.5	V
Cathode-GND1 voltage	$V_{cathode}$	-0.3	5.5	V
Driver Side Supply Voltage	$V_{CC2-GND2}$	15	32	V
Driver Side Supply Voltage	$GND2-V_{EE2}$	0	17.5	V
Driver Side Supply Voltage	$V_{CC2-V_{EE2}}$	0	32	V

## 5. Thermal Information

<i>Parameters</i>	<i>Symbol</i>	<i>SOW16</i>	<i>Unit</i>
Junction-to-ambient thermal resistance	$R_{\theta JA}$	97.0	°C/W
Junction-to-top characterization parameter	$\Psi_{JT}$	35.8	°C/W
Junction-to-board characterization parameter	$\Psi_{JB}$	39.0	°C/W
Junction-to-case(top) thermal resistance	$R_{JC(top)}$	23.3	°C/W

- 2) Standard JESD51-3 Low Effective Thermal Conductivity Test Board (1s) in an environment described in JESD51-2a.
- 3) Standard JESD51-3 Low Effective Thermal Conductivity Test Board (1s) by transient dual interface test method described in JESD51-14.
- 4) Obtained by Simulating in an environment described in JESD51-2a.

## 6. Specifications

### 6.1. Electrical Characteristics

All min and max specifications are at TA=-40°C to 125°C. Typical values are tested at V<sub>CC1</sub>=5V, V<sub>CC2</sub>=15V, V<sub>EE2</sub>=GND2.

Parameter	Symbol	Min	Typ	Max	Unit	Condition
<b>Input Side Supply</b>						
Input Supply Quiescent Current	I <sub>CC1</sub>		0.7	1.5	mA	V <sub>CC1</sub> =5V
V <sub>CC1</sub> UVLO Rising Threshold	V <sub>CC1_ON</sub>		2.7		V	
V <sub>CC1</sub> UVLO Falling Threshold	V <sub>CC1_OFF</sub>		2.5		V	
V <sub>CC1</sub> UVLO Hysteresis	V <sub>CC1_HYS</sub>		0.2		V	
<b>Driver Side Supply</b>						
Driver Supply Quiescent Current	I <sub>CC2</sub>	2	3.2	5	mA	V <sub>CC2</sub> =15V, V <sub>EE2</sub> =GND2, I <sub>F</sub> =10mA, OUT=High
V <sub>CC2</sub> UVLO Rising Threshold	V <sub>CC2_ON</sub>		11.5	13	V	
V <sub>CC2</sub> UVLO Falling Threshold	V <sub>CC2_OFF</sub>	9.9	10.7		V	
V <sub>CC2</sub> UVLO Hysteresis	V <sub>CC2_HYS</sub>		0.8		V	
<b>Input Pin Characteristic</b>						
Input Forward Threshold Current Low to High	I <sub>FLH</sub>	1.5	2.6	4	mA	V <sub>OUT</sub> >5V, C <sub>g</sub> =1nF
Threshold Input Voltage High to Low	V <sub>FHL</sub>	1	1.5	2	V	V <sub>OUT</sub> <5V, C <sub>g</sub> =1nF
Input Forward Voltage	V <sub>F</sub>	1.9	2.17	2.5	V	I <sub>F</sub> =10mA
Temp Coefficient of Input Forward Voltage	ΔV <sub>F</sub> /ΔT		0.5	1.35	mV/°C	I <sub>F</sub> =10mA
Input Reverse Breakdown Voltage	V <sub>R</sub>			5	V	I <sub>R</sub> =10uA
Input Capacitance	C <sub>IN</sub>		15		pF	f=0.5MHz
<b>Desaturation</b>						
Blanking Capacitor Discharge Current	I <sub>DCHG</sub>	10	15		mA	V <sub>DESAT</sub> =6V
Blanking Capacitor Charge Current	I <sub>CHG</sub>	200	240	280	uA	V <sub>DESAT</sub> =2V
Detection Threshold	V <sub>DESAT_TH</sub>	6	6.5	7	V	
DESAT deglitch filter time	t <sub>DESAT_FIL</sub>	80	110	140	ns	
DESAT sense to OUT(L) 90% delay	t <sub>DESAT_OFF_90%</sub>	150	190	230	ns	C <sub>DESAT</sub> =100pF, V <sub>CC2</sub> =30V
DESAT sense to OUT(L) 10% delay	t <sub>DESAT_OFF_10%</sub>	2.4	2.55	2.7	us	C <sub>L</sub> =27nF, V <sub>CC2</sub> =30V, R <sub>G</sub> =10 Ω
DESAT sense to FLT low delay	t <sub>DESAT_FLT</sub>	500	570	650	ns	
Leading edge blanking time	t <sub>DESAT_LEB</sub>		164		ns	

**Electrical Characteristics(continued)**

All min and max specifications are at TA=-40°C to 125°C. Typical values are tested at VCC1=5V, VCC2 =15V, VEE2=GND2.

Parameter	Symbol	Min	Typ	Max	Unit	Condition
<b>Output Pin Characteristic</b>						
High Level Peak Output Current	I <sub>OUTH</sub>		-5		A	V <sub>CC2</sub> =15V, pulse Width<10us
Low Level Peak Output Current	I <sub>OUTL</sub>		5		A	
Low Level Output Voltage	V <sub>OL</sub>		0.04		V	I <sub>OUT</sub> =200mA, V <sub>F</sub> =0V
Low Level Clamp Voltage	V <sub>CLAMP</sub>		0.4		V	I <sub>CLAMP</sub> =1A, V <sub>F</sub> =0V
Clamp Threshold Voltage	V <sub>CLAMP-TH</sub>	1.8	2.1	2.3	V	V <sub>CLAMP</sub> falling, V <sub>F</sub> =0V
OUT Short Circuit Clamping Voltage	V <sub>CLP_OUT</sub>		V <sub>CC2</sub> +0.9	V <sub>CC2</sub> +2	V	I <sub>F</sub> =10mA, OUT=High, I <sub>OUTH</sub> =0.5A, pulse width<10us
CLAMP Short Circuit Clamping Voltage	V <sub>CLP_CLAMP</sub>		V <sub>CC2</sub> +1.5	V <sub>CC2</sub> +1.98	V	V <sub>F</sub> =0V, I <sub>CLAMP</sub> =0.5A, pulse width<10us
			V <sub>CC2</sub> +1		V	V <sub>F</sub> =0V, I <sub>CLAMP</sub> =20mA
OUT Active Pull-Down Voltage	V <sub>SD_OUT</sub>	2.4	2.7	3	V	V <sub>CC2</sub> =OPEN, I <sub>OUTL</sub> =0.1×I <sub>OUTL</sub> (typ)
<b>FLT Reporting</b>						
Open drain low output voltage	V <sub>FLT_L</sub>			0.3	V	I <sub>SINK_FLT</sub> =5mA
<b>Soft turn off</b>						
Soft turn off current	I <sub>STO</sub>	30	140	260	mA	

**Electrical Characteristics(continued)**

All min and max specifications are at TA=-40°C to 125°C. Typical values are tested at VCC1=5V, VCC2 =15V, VEE2=GND2.

Parameter	Symbol	Min	Typ	Max	Unit	Condition
<b>NSI68515UC</b>						
<b>RDY reporting</b>						
Open drain low output voltage	V <sub>RDY_L</sub>			0.3	V	I <sub>SINK_RDY</sub> =5mA
V <sub>CC2</sub> UVLO on delay to output high	t <sub>VCC2H_OUT</sub>		11		us	IF=10mA
V <sub>CC2</sub> UVLO on delay to output low	t <sub>VCC2L_OUT</sub>		10		us	
V <sub>CC2</sub> UVLO on delay to RDY high	t <sub>VCC2H_RDY</sub>		11		us	IF=10mA DESAT=GND2
V <sub>CC2</sub> UVLO on delay to RDY low	t <sub>VCC2L_RDY</sub>		10		us	
<b>FLT Reporting</b>						
FLT mute time	t <sub>FLT_MUTE_AutoReset</sub>		30		us	
<b>Output Pin Characteristic</b>						
High Level Output Voltage	V <sub>OH</sub>		V <sub>CC2</sub> -0.35		V	I <sub>OUT</sub> =-200mA , I <sub>F</sub> =10mA
<b>NSI68515RC</b>						
<b>FLT Reporting</b>						
FLT mute time	t <sub>FLT_MUTE_AutoReset</sub>		30		us	
<b>Output Pin Characteristic</b>						
High Level Output Voltage	V <sub>OH</sub>		V <sub>CC2</sub> -1.8		V	I <sub>OUT</sub> =-650uA, I <sub>F</sub> =10mA
<b>NSI68515AC</b>						
<b>FLT Reporting</b>						
FLT mute time	t <sub>FLT_MUTE_AutoReset</sub>		30		us	
<b>Output Pin Characteristic</b>						
High Level Output Voltage	V <sub>OH</sub>		V <sub>CC2</sub> -0.35		V	I <sub>OUT</sub> =-200mA , I <sub>F</sub> =10mA
<b>NSI68515LC</b>						
<b>FLT Reporting</b>						
FLT mute time	t <sub>FLT_MUTE</sub>		13		us	
<b>Output Pin Characteristic</b>						
High Level Output Voltage	V <sub>OH</sub>		V <sub>CC2</sub> -0.35		V	I <sub>OUT</sub> =-200mA , I <sub>F</sub> =10mA



## 6.2. Switching Electrical Characteristics

Typical values are at  $V_{CC1}=5V$ ,  $V_{CC2}=15V$ ,  $V_{EE2}=GND2$ ,  $T_A=25^{\circ}C$ . All min and max specifications are at  $T_A=-40^{\circ}C$  to  $125^{\circ}C$

<i>Parameter</i>	<i>Symbol</i>	<i>Min</i>	<i>Typ</i>	<i>Max</i>	<i>Unit</i>	<i>Condition</i>
Minimum Pulse Width	$t_{PWmin}$	20	40	60	ns	
Output Rise Time	$t_R$		35		ns	$C_{LOAD}=10\text{ nF}$ , $R_G=0\text{ohm}$
Output Fall Time	$t_F$		40		ns	
Propagation Delay	$t_{pLH}$	70	100	150	ns	$I_F=10\text{mA}$ , $C_{LOAD}=0.1\text{nF}$ , $R_G=0\text{ohm}$
	$t_{pHL}$	25	100	165	ns	
Pulse Width Distortion $ t_{pHL}-t_{pLH} $	$t_{PWD}$			100	ns	
Common Mode Transient Immunity	CMTI	150			kV/us	

### 6.3. Switching Electrical Characteristics

Typical values are at  $V_{CC1}=5V$ ,  $V_{CC2}=15V$ ,  $V_{EE2}=GND2$ ,  $T_A=25^{\circ}C$ . All min and max specifications are at  $T_A=-40^{\circ}C$  to  $125^{\circ}C$ .




Figure 5.1 ICC1 vs temperature




Figure 5.2 ICC2 vs temperature




Figure 5.3 IFLH/IFHL vs temperature




Figure 5.4 Propagation delay vs temperature




Figure 5.5 Ipeak vs temperature




Figure 5.6 VDESAT\_TH vs temperature




Figure 5.7 I<sub>STO</sub> vs temperature




Figure 5.8 I<sub>CHG</sub> vs temperature




Figure 5.9 I<sub>DCHG</sub> vs temperature




Figure 5.10 V<sub>F</sub> vs I<sub>F</sub>




Figure 5.11 t<sub>DESATLEB</sub> vs temperature

## 7. High Voltage Feature Description

### 7.1. Insulation and Safety Related Specifications

Parameter	Symbol	SOW16	Unit	Comments
Minimum External Air Gap (Clearance)	CLR	8.0	mm	Shortest terminal-to-terminal distance through air
Minimum External Tracking (Creepage)	CPG	8.0	mm	Shortest terminal-to-terminal distance across the package surface
Distance Through Insulation	DTI	20	um	Minimum internal gap
Tracking Resistance (Comparative Tracking Index)	CTI	>600	V	DIN EN 60112 (VDE 0303-11); IEC 60112
Material Group		I		

Description	Test Condition	Value
Overvoltage Category per IEC60664-1	For Rated Mains Voltage $\leq$ 150Vrms	I to IV
	For Rated Mains Voltage $\leq$ 300Vrms	I to IV
	For Rated Mains Voltage $\leq$ 600Vrms	I to IV
	For Rated Mains Voltage $\leq$ 1000Vrms	I to III
Climatic Classification		40/125/21
Pollution Degree per DIN VDE 0110		2

**7.2. DIN EN IEC 60747-17 (VDE 0884-17): 2021-10 Insulation Characteristics**

Description	Test Condition	Symbol	Value	Unit
Maximum Working Isolation Voltage	AC voltage (sine wave) Time dependent dielectric breakdown (TDDB)test	$V_{IOWM}$	1500	$V_{RMS}$
	DC voltage		2121	$V_{DC}$
Maximum Repetitive Peak Isolation Voltage	AC voltage(bipolar)	$V_{IORM}$	2121	$V_{PEAK}$
Apparent Charge	Method a, after Input/output safety test subgroup 2/3, $V_{ini}=V_{IOTM}$ , $t_{ini} = 60s$ , $V_{pd}(m)=1.2*V_{IORM}$ , $t_m=10s$ .	$q_{pd}$	<5	pC
	Method a, after environmental tests subgroup 1, $V_{ini}=V_{IOTM}$ , $t_{ini}=60s$ , $V_{pd}(m)=1.6*V_{IORM}$ , $t_m=10s$			
	Method b, routine test (100% production) and preconditioning (type test); $V_{ini}=1.2*V_{IOTM}$ , $t_{ini}=1s$ $V_{pd}(m)=1.875*V_{IORM}$ , $t_m=1s$ (method b1) or $V_{pd}(m)=V_{ini}$ , $t_m=t_{ini}$ (method b2)			
Maximum Transient Isolation Voltage	$t = 60s$	$V_{IOTM}$	8000	$V_{PEAK}$
Maximum impulse voltage	Tested in air, 1.2/50-us waveform per IEC62368-1	$V_{IMP}$	6250	$V_{PEAK}$
Maximum Surge Isolation Voltage	Test method per IEC60065, 1.2/50us waveform, $V_{TEST}=V_{IOSM}*1.6$	$V_{IOSM}$	10000	$V_{PEAK}$
Isolation Resistance	$V_{IO}=500V$ at $T_A=T_S$	$R_{IO}$	$>10^9$	$\Omega$
	$V_{IO}=500V$ at $100^{\circ}C \leq T_A \leq 125^{\circ}C$		$>10^{11}$	$\Omega$
	$V_{IO}=500V$ , $T_A=25^{\circ}C$		$>10^{12}$	$\Omega$
Isolation Capacitance	$f = 1MHz$	$C_{IO}$	0.8	pF
<b>UL1577</b>				
Maximum Withstanding Isolation Voltage	$V_{TEST}=V_{ISO}$ , $t = 60s$ (qualification); $V_{TEST}= 1.2 \times V_{ISO}$ , $t = 1s$ (100%production)	$V_{ISO}$	5700	$V_{RMS}$

7.3. Safety Limiting Values

Description	Test Condition	Symbol	Value		Unit
Maximum Safety Temperature		$T_s$	150		°C
Maximum Safety Power Dissipation	$R_{\theta JA}=97^{\circ}\text{C}/\text{W}$ , $T_J=150^{\circ}\text{C}$ , $T_A=25^{\circ}\text{C}$ , $V_{CC2}=20\text{V}$ , $V_{EE2}=-5\text{V}$	$P_s$	Total	1288	mW
Maximum Safety Current	$R_{\theta JA}=97^{\circ}\text{C}/\text{W}$ , $V_{CC2}=15\text{V}$ , $V_{EE2}=-5\text{V}$ $T_J=150^{\circ}\text{C}$ , $T_A=25^{\circ}\text{C}$	$I_s$	Driver Side	64.4	mA
	$R_{\theta JA}=97^{\circ}\text{C}/\text{W}$ , $V_{CC2}=20\text{V}$ , $V_{EE2}=-5\text{V}$ $T_J=150^{\circ}\text{C}$ , $T_A=25^{\circ}\text{C}$		Driver Side	51.5	




Figure 6.1 Thermal Derating Curve for Limiting Current per DIN VDE 0884-17 for SOW16 Package




Figure 6.2 Thermal Derating Curve for Limiting Power per DIN VDE 0884-17 for SOW16 Package

**7.4. Regulatory Information**

<i>UL</i>		<i>VDE</i>	<i>CQC</i>
UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A	DIN EN IEC 60747-17 (VDE 0884-17):2021-10	Certified by CQC11-471543-2012 GB4943.1-2011
Single Protection, 5700V <sub>RMS</sub> Isolation Voltage	Single Protection, 5700V <sub>RMS</sub> Isolation voltage	Reinforced Insulation V <sub>IORM</sub> =2121V <sub>PEAK</sub> , V <sub>IOTM</sub> =8000V <sub>PEAK</sub> , V <sub>IOSM</sub> =6250V <sub>PEAK</sub>	Reinforced Insulation
E500602		40052820	CQC20001264939

## 8. Function Description

### 8.1. Overview

The NSI68515 is a high reliable power transistor gate driver. It can source and sink 5A peak current, which is suitable to drive MOSFET, IGBT, or SiC MOSFET. The NSI68515 is available in SOW16 package, which can support 5700VRMS isolation per UL1577. System robustness is supported by 150kV/us minimum common-mode transient immunity (CMTI).

Besides, the NSI68515 includes crucial protection features such as miller clamp, DESAT short circuit detection and soft turn off. RDY and short circuit fault are reported through separate pins. The functional block diagram of NSI68515 is shown in Figure 7.1. It requires 7mA to 16mA bias current that flows into the e-diode for normal operation.

The isolation barrier inside NSI68515 is based on a capacitive isolation. The modulation uses OOK modulation technique with key benefits of high noise immunity and low radiation EMI. As shown in Figure 7.2, the digital signal is modulated with RF carrier generated by the internal oscillator at the transmitter side, then it is transferred through the capacitive isolation barrier and demodulated at the driver side.

In summary, the NSI68515 is suitable to replace source and sink reinforced gate driver in high reliability, power density and efficiency switching power system.




Figure 7.1 NSI68515 Function Block Diagram






Figure 7.2 OOK Modulation

### 8.2. Power Supply

Power supply  $V_{CC1}$  can support from 3.3V to 5.5V. Power supply  $V_{CC2}$  is able to support from 13V to 32V. To be mentioned, NSI68515 also supports bipolar power supply mode on the driver side. In the case of fast switching speed, the negative power supply is crucial to prevent false turn on from parasitic Miller capacitor.

### 8.3. Output Stage

The NSI68515 has P-channel and N-channel MOSFET in parallel to pull up the OUT pin when turning on external power transistor. During DC measurement, only the P-channel MOSFET is conducting. The measurement result  $R_{OH}$  represents the on-resistance of P-channel MOSFET. The voltage and current of external power transistor drain to source or collector to emitter change during turn on. At that time, the NSI68515 N-channel MOSFET turns on to pull up OUT more quickly. It results external power transistor faster turn on time, lower turn on power loss, also leads to lower temperature increase of NSI68515. The equivalent pull-up resistance of NSI68515 is the parallel combination  $R_{OH} \parallel R_{NMOS}$ . The result is quite small, indicating the strong driving capability of NSI68515. The pull-down structure of NSI68515 is simply composed of an N-channel MOSFET with on-resistance of  $R_{OL}$ . The result is quite small, indicating the strong driving capability of NSI68515.




Figure 7.3 NSI68515 Output Stage

Table 7.1 NSI68515 Output Stage On-Resistance

$R_{NMOS}$	$R_{OH}$	$R_{OL}$	Unit
0.25	1.75	0.2	$\Omega$

### 8.4. $V_{CC1}$ , $V_{CC2}$ and Under Voltage Lock Out (UVLO)

To ensure correct switching NSI68515 is equipped with an under-voltage lockout for input and output power supply independently.  $V_{CC1}$  voltage should not fall below the UVLO threshold for normal operation, or the gate-driver output can become clamped low. Output supply UVLO is referred to GND2 pin. If  $V_{CC2}$ -GND2 falls below the UVLO threshold, OUT of the gate-driver will be clamped low. Local bypass capacitors should be placed between the  $V_{CC2}$  and GND2 pins, as well as the  $V_{CC1}$  and GND1 pins. 220 nF to 1  $\mu$ F is recommended for device biasing. Additional 100nF capacitor in parallel with the device biasing capacitor is recommended for high frequency filtering. The capacitors should be positioned as close to the device as possible for better noise filtering. Low-ESR, ceramic surface-mount capacitors are recommended.




Figure 7.4 RDY vs  $V_{CC2}$  timing Diagram

### 8.5. Active Pull-Down

The Active Pull-Down feature ensures a safe IGBT or MOSFET off-state if  $V_{CC2}$  is not connected to the power supply. When  $V_{CC2}$  is floating, the driver output is held low and clamping OUT to approximately 1.8V higher than  $V_{EE2}$ .




Figure 7.5 Active pulldown

### 8.6. Short circuit Clamping

During short circuit the gate voltage of IGBT or MOSFET tends to rise because of the feedback via the miller capacitance. The diode between OUT/CLAMP and  $V_{CC2}$  pins inside the driver limits this voltage to approximately 0.7V higher than the supply voltage. A maximum current of 500mA may be fed back to the supply through this path for 10 $\mu$ s. If higher currents are expected or tighter clamping is desired external Schottky diodes may be added.




Figure 7.6 Short circuit clamping

### 8.7. Internal Active Miller Clamp

Active miller clamp is used to prevent false turn on. After the external power transistor is turned off, the other one of the phase leg is turned on. The voltage of the drain-source or collector-emitter rises instantly. The  $dv/dt$  will cause a high current on miller parasitic capacitor. The voltage drop on the gate resistor possibly turn on the external power transistor unintentionally, which will cause a catastrophic damage. To deal with that, NSI68515 is equipped with a miller clamp pin. The clamp pin detects the gate voltage of IGBT or MOSFET. When the gate voltage is decreasing and reaches the  $V_{CLAMP\_TH}$ , the clamp pin will be pulled down by the internal MOSFET, providing a low impedance path to avoid the false turn on. To be mentioned, the  $V_{CLAMP\_TH}$  is 2V higher than  $V_{EE2}$ . In the situation of fast switching speed, the negative power supply is necessary to avoid false turn on.




Figure 7.7 Active Miller Clamp

### 8.8. Desaturation (DESAT) Protection

Desaturation protection is used to prevent the power transistor from short circuit. The DESAT pin has a typical 6.5V threshold, which means the output will be driven low if DESAT pin reaches 6.5V. By default, the DESAT pin is pulled down by internal MOSFET. The internal 240µA current source is designed to work only when the output is high level. There is a 200ns leading edge blanking time to filter the overshoot when the external power transistor is turned on. The current source begins to charge after the internal leading edge blanking time.




Figure 7.8 DESAT Protection

### 8.9. Soft Turn-off

The soft turn-off is designed to prevent the overshoot breakdown when DESAT protection is triggered. When the short circuit fault occurs, the external power transistor transits from the active zone to ohmic zone very quickly. The high di/dt may result in the overshoot voltage on the parasitic inductance of the emitter. Therefore, the devices should be turned off in a soft manner. But the turn off speed should not be too slow. There is a balance between the overshoot and large energy dissipation. 140mA soft turn off current is a compromising choice. Timing diagram of soft turn off shows below.

### 8.10. Fault (FLT)

The  $\overline{\text{FLT}}$  pin of NSI68515 is used to report a warning signal if the fault is detected on DESAT. If the fault occurs, the  $\overline{\text{FLT}}$  pin will be pulled down and held in low state for a mute time. During the mute time, NSI68515 ignores any reset signal. For NSI68515LC, it will be reset at the rising edge of IF. The other devices in this family can automatically reset the fault pin after the mute time. The difference of Timing diagram of reset mode shows in Figure 7.9 and Figure 7.10.




Figure 7.9 Timing Diagram for NSI68515LC




Figure 7.10 Timing Diagram for NSI68515AC, NSI68515RC, NSI68515UC

## 9. Application Note

### 9.1. Typical Application Circuit

Bypassing capacitors for  $V_{CC1}$  and  $V_{CC2}$  supplies are needed to achieve reliable performance. To filter noise,  $0.1\mu\text{F}/50\text{V}$  ceramic capacitor is recommended to place as close as possible to NSI68515, both at  $V_{CC1}$  and  $V_{CC2}$  side. For  $V_{CC2}$  supply, additional  $10\mu\text{F}/50\text{V}$  ceramic capacitor is recommended, to support high peak currents when turning on external power transistor. If the  $V_{CC1}$  or  $V_{CC2}$  power supply is located long distance from the IC, bigger capacitance is essential.  $V_{CC1}$  respects to GND1, providing power for RDY and FAULT. A  $5\text{k}\Omega$  resistor can be used as pull-up resistor for  $\overline{\text{FLT}}$ .




Figure 8.1 Typical Application

### 9.2. Design for ANODE, CATHODE

NSI68515 requires  $7\text{mA}$  to  $16\text{mA}$  bias current that flows into the e-diode for normal operation. The PWM from MCU is not suitable to provide such current directly and external circuit is needed. In Figure 8.2, one NMOS is used with split input resistors. Another input drive method is using one buffer, as shown in Figure 8.3.

In the application with NSI68515, the noise from parasitic inductance and coupled capacitance cannot be ignored any more. To filter the noise, NSI68515 is designed with a  $40\text{ns}$  deglitch filter. Besides, the external low pass filter can also be placed near the input pins. Low pass filter will increase the noise immunity and delay time, so it should be based on the requirements.




Figure 8.2 NSI68515 typical application circuit with NMOS driving input stage




Figure 8.3 NSI68515 typical application circuit with one buffer driving input stage

### 9.3. Interlock Protection

For applications to drive power transistors in half bridge configuration, two NSI68515 can be used. Interlock protection is possible as shown. If the controller has some mistake, leading to negative dead time, the output PWM of NSI68515 is adjusted to avoid power transistor shoot through. The input side reverse breakdown voltage of NSI68515 is greater than 6.5V, which supports interlock protection of 3.3V or 5V PWM signal source.




Figure 8.4 Interlock Protection using NSI68515

### 9.4. Selecting Input Resistor

The recommended forward current range for NSI68515 is 7mA to 16mA. The value of input resistor, buffer supply voltage and buffer internal resistance influence the forward current, as shown in Equation (1). In Figure 8.2,  $R_{Buffer}$  is the on-resistance of the external NMOS. In Figure 8.3,  $R_{Buffer}$  is the buffer output impedance in output “High” state. In Figure 8.4,  $R_{Buffer}$  is the summary of buffer output impedance in “High” and “Low” state.

$$R_{EXT} = \frac{V_{SUP} - V_F}{I_F} - R_{Buffer} \tag{1}$$

The parameter variation needs to be taken into consideration when selecting input resistor. Take Figure 8.2 as an example, Table 8.1 lists assumed parameter variation in this example.

Table 8.1 External parameters range when calculating input resistor

Parameters	Min	Typ	Max
NSI68515 forward current $I_F$	7mA	10mA	16mA
NSI68515 forward voltage $V_F$	1.9V	2.17V	2.5V
Buffer supply voltage $V_{SUP}$	5V*95%	5V	5V*105%
Buffer internal resistance $R_{Buffer}$	13Ω	18Ω	22Ω
Recommended resistor $R_{EXT}$	196Ω	265Ω	300Ω

**9.5. Design for  $\overline{FLT}/RDY$**

$\overline{FLT}/RDY$  pin is open-drain output, which means they cannot work without externally pull-up resistor. In this application, a 4.7kΩ pull-up resistor is recommended for  $\overline{FLT}/RDY$  pin. A 0.1nF can be placed near the device if it is necessary.

**9.6. Design for  $R_{on}$  and  $R_{off}$**

NSI68515 is featured with split output, so the turn on and turn off switching speed can be independently controlled. The turn on and turn off resistance determine the peak source and sink current, which can be estimated by the formula:

$$I_{source} = \min\left(\frac{VCC2 - VEE}{R_{ON} + R_{OH} + R_{Gint}}, 5A\right)$$

$$I_{sink} = \min\left(\frac{VCC2 - VEE}{R_{OFF} + R_{OL} + R_{Gint}}, 5A\right)$$

Where  $R_{Gint}$  is the internal resistance of the SiC or IGBT.

**9.7. DESAT Protection**

DESAT is used to protect the power semiconductor from overcurrent. When the voltage of DESAT is over the  $V_{DESAT\_TH}$ , the block of soft turn off will be activated and the fault pin will be pulled down. For typical application, the crucial components required to build the DESAT circuit are the DESAT diode, DESAT resistor and the blank capacitor.

The DESAT diode function is to conduct forward current. To avoid the false detection caused by the reverse recovery spikes, a very fast reverse recovery time diode with small reverse parasitic capacitance is recommended. The DESAT detection threshold voltage of 6.5V can be reduced by the DESAT diode, n is the quantity of diodes. The DESAT detection threshold voltage can be calculated as:

$$V_{DESAT} = 6.5 - V_F \times n$$

The anti-parallel diode of IGBT have a large transient forward voltage of the diode, which may result in a large negative voltage spike on the DESAT pin, then it may draw a large current from driver. DESAT resistor is used to limit the current. A 1kΩ to 10kΩ resistor is recommended to be added in series with the DESAT diode.

The DESAT fault detection should remain a short blanking time so that the collector voltage can fall below the  $V_{DESAT\_TH}$ . This blanking time can make sure that there is no nuisance tripping during the IGBT turn-on. It is based on the blank capacitor, which can be estimated as:

$$t = \frac{C_{BLK} \times V_{DESAT\_TH}}{I_{CHG}}$$




Figure 8.5 DESAT protection



### 9.8. External current buffer design

Totem structure can be used as an external current buffer to increase the IGBT gate drive current, such as the NPN/PNP buffer shown as below. When the external buffer is used, the external components for soft turn off should be designed in addition. The capacitor is used to adjust the timing and the resistor ensure the sink current lower than the  $I_{OUTL}$ . Both resistor and capacitor can be estimated by the Equation below.

$$C_{STO} = \frac{I_{STO} \times t_{STO}}{V_{CC2} - V_{EE2}}$$

$$R_{STO} = \frac{V_{CC2} - V_{EE2}}{I_{OUTL}}$$

$I_{STO}$  is the internal soft turn off current

$T_{sto}$  is the expected timing




Figure 8.5 External current buffer





Figure 8.6 Current buffer with external miller clamp

### 9.9. PCB Layout

Careful PCB layout is essential for optimal performance. Some key guidelines are:

- The bypass capacitors should be placed close to NSI68515, between  $V_{CC1}$  to GND1, or  $V_{CC2}$  to GND2.
- There is high switching current that charges and discharges the gate of external power transistor, leading to EMI and ring issues. The parasitic inductance of this loop should be minimized, by decreasing loop area and place NSI68515 close to power transistor.
- Place large amount of copper connecting to  $V_{EE2}$  pin and  $V_{CC2}$  pin for thermal dissipation, with priority on  $V_{EE2}$  pin. If the system has multi  $V_{EE2}$  or  $V_{CC2}$  layers, use multiple vias of adequate size for connection.
- To ensure isolation performance between primary and secondary side, the space under the chip should keep free from planes, traces, pads or via.

### 10. Package Information



SYMBOL	MILLIMETER		
	MIN.	NOM.	MAX.
A	---	---	2.65
A1	0.10	---	0.30
A2	2.25	2.30	2.35
A3	0.97	1.02	1.07
b	0.35	---	0.43
c	0.23	---	0.32
D	10.20	10.30	10.40
E	10.10	10.30	10.50
E1	7.40	7.50	7.60
e	1.27 bsc		
L1	1.40 bsc		
L	0.55	---	0.85
Y	---	0.10	---
θ	0°	---	8°

SOW16 Package Shape and Dimension  
 Dimensions shown in millimeters

## 11. Ordering Information

<i>Part Number</i>	<i>Auto-Reset Feature</i>	<i>RDY Report</i>	<i>Output Rail to Rail</i>	<i>MSL</i>	<i>SPQ</i>	<i>Category</i>	<i>Package Drawing</i>
NSI68515LC-DSWR	NO	NO	YES	2	1000	Industrial	SOW16
NSI68515UC-DSWR	YES	YES	YES	2	1000	Industrial	SOW16
NSI68515AC-DSWR	YES	NO	YES	2	1000	Industrial	SOW16
NSI68515RC-DSWR	YES	NO	NO	2	1000	Industrial	SOW16

## 12. Documentation Support

<i>Part Number</i>	<i>Product Folder</i>	<i>Datasheet</i>	<i>Technical Documents</i>	<i>Isolated Driver Selection Guide</i>
NSI68515	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>

### 13. Tape and Reel Information





Figure 13.1 Reel Information



- 1.10 sprocket hole pitch cumulative tolerance  $\pm 0.20$ .
2. Carrier camber is within 1 mm in 250 mm.
3. Material : Black Conductive Polystyrene Alloy.
4. All dimensions meet EIA-481 requirements.
5. Thickness:  $0.30 \pm 0.05$ mm.
6. Packing length per 22" reel: 378 Meters. ( N=122 )
7. Component load per 13" reel: 1000 pcs.

Figure 13.2 SOW16 Tape Information




Figure 13.3 Quadrant Designation for Pin1 Orientation in Tape

## 14. Revision History

Revision	Description	Date
1.0	Initial version	2023/6/6
1.1	Correct mistakes of V <sub>F</sub> -I <sub>F</sub> figure	2023/6/12
1.2	1, Updated regulatory information 2, Correction of typos 3, Optimized in accordance with the latest safety standard templates	2024/9/24

## IMPORTANT NOTICE

The information given in this document (the “Document”) shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party’s intellectual property rights.

Users of this Document shall be solely responsible for the use of NOVOSENSE’s products and applications, and for the safety thereof. Users shall comply with all laws, regulations and requirements related to NOVOSENSE’s products and applications, although information or support related to any application may still be provided by NOVOSENSE.

This Document is provided on an “AS IS” basis, and is intended only for skilled developers designing with NOVOSENSE’s products. NOVOSENSE reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided without notice. NOVOSENSE authorizes users to use this Document exclusively for the development of relevant applications or systems designed to integrate NOVOSENSE’s products. No license to any intellectual property rights of NOVOSENSE is granted by implication or otherwise. Using this Document for any other purpose, or any unauthorized reproduction or display of this Document is strictly prohibited. In no event shall NOVOSENSE be liable for any claims, damages, costs, losses or liabilities arising out of or in connection with this Document or the use of this Document.

For further information on applications, products and technologies, please contact NOVOSENSE ([www.novosns.com](http://www.novosns.com)).

**Suzhou NOVOSENSE Microelectronics Co., Ltd**