

### Product Overview

The NSI6801M is a single-channel isolated gate driver which is designed to drive power MOSFET, SiC, and IGBT transistors. It can source and sink 5A peak current and an integrated active Miller Clamp circuit with the same current rating to prevent false turn on caused by Miller current. System robustness is supported by 150kV/us minimum common-mode transient immunity (CMTI). The driver operates with a maximum supply voltage of 32V. While the input circuit imitates the characters of LEDs, it has performance advantages compared to standard opto isolated gate drivers, including better reliability and aging performance, higher working temperature, shorter propagation delay and smaller pulse width distortion. As a result, the NSI6801M is suitable to replace opto-isolated driver in high reliability, power density and efficiency switching power system.

### Key Features

- 5.7kV<sub>RMS</sub> withstand isolation voltage
- Up to 32V output driver supply voltage  
-9V and 12V UVLO Options
- 5A peak current at rail-to-rail outputs
- High CMTI: ±150kV/us
- Active Miller Clamp
- 30ns maximum pulse width distortion
- Operation ambient temperature: -40°C ~125°C
- RoHS & REACH Compliance
- Lead-free component, suitable for lead-free soldering profile: 260°C ,MSL3

### Safety Regulatory Approvals

- UL recognition: 5700V<sub>RMS</sub> SOW8 for 1 minute per UL1577
- DIN VDE V 0884-11:2017-01
- CSA component notice 5A
- CQC certification per GB4943.1-2011


### Applications

- DC-to-AC solar inverters
- Motor drives
- UPS and battery chargers
- Isolated DC/DC and AC/DC power supplies

### Device Information

Part Number	UVLO Level	Package	Body Size
NSI6801MC-DSWVR	12V	SOW8	7.5×5.85×2.3mm
NSI6801MB-DSWVR	9V	SOW8	7.5×5.85×2.3mm

### Functional Block Diagram



NSI6801M SOW8 Block Diagram

## INDEX

<b>1. PIN CONFIGURATION AND FUNCTIONS</b> .....	<b>3</b>
<b>2. ABSOLUTE MAXIMUM RATINGS</b> .....	<b>4</b>
<b>3. ESD RATINGS</b> .....	<b>4</b>
<b>4. RECOMMENDED OPERATING CONDITIONS</b> .....	<b>4</b>
<b>5. THERMAL INFORMATION</b> .....	<b>4</b>
<b>6. SPECIFICATIONS</b> .....	<b>5</b>
<b>6.1. DC ELECTRICAL CHARACTERISTICS</b> .....	<b>5</b>
<b>6.2. SWITCHING ELECTRICAL CHARACTERISTICS</b> .....	<b>6</b>
<b>6.3. TYPICAL PERFORMANCE CHARACTERISTICS</b> .....	<b>7</b>
<b>6.4. PARAMETER MEASUREMENT INFORMATION</b> .....	<b>9</b>
<b>7. HIGH VOLTAGE FEATURE DESCRIPTION</b> .....	<b>10</b>
<b>7.1. INSULATION AND SAFETY RELATED SPECIFICATIONS</b> .....	<b>10</b>
<b>7.2. INSULATION SPECIFICATION FOR SOW8 PACKAGE</b> .....	<b>11</b>
<b>7.3. SAFETY-LIMITING VALUES FOR SOW8 PACKAGE</b> .....	<b>12</b>
<b>7.4. REGULATORY INFORMATION FOR SOW8 PACKAGE</b> .....	<b>13</b>
<b>8. FUNCTION DESCRIPTION</b> .....	<b>14</b>
<b>8.1. FUNCTIONAL BLOCK DIAGRAM</b> .....	<b>14</b>
<b>8.2. TRUTH TABLES</b> .....	<b>14</b>
<b>8.3. OUTPUT STAGE</b> .....	<b>14</b>
<b>8.4. <math>V_{CC}</math> AND UNDER VOLTAGE LOCK OUT (UVLO)</b> .....	<b>15</b>
<b>8.5. ACTIVE PULL-DOWN</b> .....	<b>15</b>
<b>8.6. SHORT CIRCUIT CLAMPING</b> .....	<b>15</b>
<b>8.7. ACTIVE MILLER CLAMP</b> .....	<b>15</b>
<b>9. APPLICATION NOTE</b> .....	<b>16</b>
<b>9.1. TYPICAL APPLICATION</b> .....	<b>16</b>
<b>9.2. INTERLOCK PROTECTION</b> .....	<b>17</b>
<b>9.3. SELECTING INPUT RESISTOR</b> .....	<b>17</b>
<b>9.4. PCB LAYOUT</b> .....	<b>18</b>
<b>10. PACKAGE INFORMATION</b> .....	<b>19</b>
<b>11. ORDERING INFORMATION</b> .....	<b>20</b>
<b>12. TAPE AND REEL INFORMATION</b> .....	<b>21</b>
<b>13. REVISION HISTORY</b> .....	<b>23</b>

# 1. Pin Configuration and Functions




Figure 1.1 NSI6801M SOW8 Top View

Table 1.1 NSI6801M Pin Configuration and Description

<b>SYMBOL</b>	<b>PIN NO.</b> <i>NSI6801M</i>	<b>FUNCTION</b>
ANODE	1	Anode of LED emulator
NC	2	No Connection
CATHODE	3	Cathode of LED emulator
NRC	4	Internally connected, not recommended connecting in circuit
V <sub>EE</sub>	5	Negative output supply rail
CLAMP	6	Internal Miller-Clamp pin
V <sub>OUT</sub>	7	Gate-drive output
V <sub>CC</sub>	8	Positive output supply rail

## 2. Absolute Maximum Ratings

Parameters	Symbol	Min	Max	Unit
Average Input Current	$I_{F\_AVG}$		25	mA
Peak Transient Input Current	$I_{F\_PEAK}$		0.2	A
Reverse Input Voltage	$V_{R\_MAX}$		6.5	V
Driver Side Supply Voltage	$V_{CC-V_{EE}}, V_{CLAMP}-V_{EE}$	-0.3	35	V
Output Signal Voltage	$V_{OUT}$	$V_{EE}-0.3$	$V_{CC}+0.3$	V
Operating Junction Temperature	$T_J$	-40	150	°C
Storage Temperature	$T_{stg}$	-65	150	°C

## 3. ESD Ratings

	Ratings	Value	Unit
Electrostatic discharge	Human body model (HBM), per AEC-Q100-002-RevD ● All pins	±2000	V
	Charged device model (CDM), per AEC-Q100-011-RevB ● All pins	±1000	V

## 4. Recommended Operating Conditions

Parameters	Symbol	Min	Max	Unit
Input Current (ON)	$I_{F(ON)}$	7	16	mA
Input Voltage (OFF)	$V_{F(off)}$	-5.5	0.9	V
Driver Side Supply Voltage (NSI6801MC)	$V_{CC-V_{EE}}$	14	32	V
Driver Side Supply Voltage (NSI6801MB)	$V_{CC-V_{EE}}$	10	32	V
Ambient Temperature	$T_A$	-40	125	°C

## 5. Thermal Information

Parameters	Symbol	SOW8	Unit
Junction-to-ambient thermal resistance <sup>(1)</sup>	$R_{\theta JA}$	110	°C/W
Junction-to-top characterization parameter <sup>(2)</sup>	$\Psi_{JT}$	18	°C/W

1) Tested using High Effective Thermal Conductivity Test Board (2s2p) described in JESD51-7

2) Tested following the environment described in JESD51-7

## 6. Specifications

### 6.1. DC Electrical Characteristics

(Unless otherwise noted, Typical values are at  $V_{CC}=15V$ ,  $V_{EE}=GND$ ,  $T_A=25^{\circ}C$ . All min and max specifications are at  $T_A=-40^{\circ}C$  to  $125^{\circ}C$ ,  $V_{CC}=15V$  to  $30V$ ,  $V_{EE}=GND$ ,  $I_{F(ON)}=7\text{ mA}$  to  $16\text{ mA}$ ,  $V_{F(off)}=-5.5V$  to  $0.8V$ )

Parameter	Symbol	Min	Typ	Max	Unit	Condition
<b>Driver Side Supply</b>						
High Level Supply Current	$I_{CCH}$		1.7	3	mA	$I_F=10\text{mA}$ , $I_{OUT}=0\text{mA}$
Low Level Supply Current	$I_{CCL}$		1.6	3	mA	$V_F=0V$ , $I_{OUT}=0\text{mA}$
<b>Driver Side Supply UVLO Threshold (NSI6801MC, 12V UVLO Level)</b>						
VCC UVLO Rising Threshold	$V_{CC\_ON}$		12.2	13	V	$I_F=10\text{mA}$
VCC UVLO Falling Threshold	$V_{CC\_OFF}$	10.3	11.2		V	
VCC UVLO Hysteresis	$V_{CC\_HYS}$		1		V	
<b>Driver Side Supply UVLO Threshold (NSI6801MB, 9V UVLO Level)</b>						
VCC2 UVLO Rising Threshold	$V_{CC\_ON}$		9.2	10	V	$I_F=10\text{mA}$
VCC2 UVLO Falling Threshold	$V_{CC\_OFF}$	8	8.5		V	
VCC2 UVLO Hysteresis	$V_{CC\_HYS}$		0.7		V	
<b>Input Pin Characteristic</b>						
Input Forward Threshold Current Low to High	$I_{FLH}$	1.5	2.7	4	mA	$V_{OUT}>5V$ , $C_g=1\text{nF}$
Threshold Input Voltage High to Low	$V_{FHL}$	0.9			V	$V_{OUT}<5V$ , $C_g=1\text{nF}$
Input Forward Voltage	$V_F$	1.8	2.1	2.4	V	$I_F=10\text{mA}$
Temp Coefficient of Input Forward Voltage	$\Delta V_F/\Delta T$		0.34		mV/ $^{\circ}C$	$I_F=10\text{mA}$
Input Reverse Breakdown Voltage	$V_R$	6.5			V	$I_R=10\mu\text{A}$
Input Capacitance	$C_{IN}$		17		pF	$f=1\text{MHz}$
<b>Output Pin Characteristic</b>						
High Level Output Voltage	$V_{OH}$	$V_{CC}-0.3$	$V_{CC}-0.15$		V	$I_{OUT}=-50\text{mA}$ , $I_F=10\text{mA}$
			$V_{CC}$			$I_{OUT}=0\text{mA}$ , $I_F=10\text{mA}$
Low Level Output Voltage	$V_{OL}$		30	65	mV	$I_{OUT}=50\text{mA}$ , $V_F=0V$
High Level Peak Output Current	$I_{OH}$		5		A	$V_{CC}=15V$ , pulse width $<10\mu\text{s}$
Low Level Peak Output Current	$I_{OL}$		5		A	$V_{CC}=15V$ , pulse width $<10\mu\text{s}$
<b>Active Miller Clamp (NSI6801M)</b>						
Clamp Low Level Voltage	$V_{LL\_CLAMP}$		11.2	24	mV	$I_{CLAMP}=20\text{mA}$ , $V_F=0V$
Clamp Threshold Voltage	$V_{CLAMP\_TH}$		2.1	2.3	V	Referred to $V_{EE2}$

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Low Level Clamp Current (Peak)	$I_{LL\_CLAMP}$		5		A	$V_F=0V, V_{CLAMP}=15V$ pulse
Clamp Delay Falling	$T_{CD}$		46		ns	
Short Circuit Clamping						
Clamping Voltage (OUT) ( $V_{OUT}-V_{CC}$ )	$V_{CLP\_OUT}$		1	1.5	V	$I_{OUT}=500mA$ with $t_{pulse}=10\mu s$
Clamping Voltage (CLAMP) ( $V_{CLAMP}-V_{CC}$ )	$V_{CLP\_CLAMP}$		1.2	1.5	V	$I_{OUT}=500mA$ with $t_{pulse}=10\mu s$
Active Pulldown						
Active Pulldown Voltage on CLAMP ( $V_{CLAMP}$ to $V_{EE}$ )	$V_{ACTPD}$		2.5		V	$I_{CLAMP}=500mA, V_{CC}$ open

## 6.2. Switching Electrical Characteristics

(Unless otherwise noted, Typical values are at  $V_{CC}=15V, V_{EE}=GND, T_A=25^\circ C$ . All min and max specifications are at  $T_A=-40^\circ C$  to  $125^\circ C, V_{CC}=15V$  to  $30V, V_{EE}=GND, I_{F(ON)}=7 mA$  to  $16 mA, V_{F(off)}=-5.5V$  to  $0.8V$ )

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Minimum Pulse Width	$t_{pWmin}$		30	60	ns	
Propagation Delay	$t_{pLH}$	50	90	110	ns	$C_{LOAD}=1nF, f=20kHz$ (50% Duty Cycle)
Propagation Delay	$t_{pHL}$	50	75	110	ns	
Pulse Width Distortion $ t_{pLH}-t_{pHL} $	$t_{PWD}$		15	50	ns	
Output Rise Time (20% to 80%)	$t_R$		9	20	ns	$C_{LOAD}=1nF$
Output Fall Time (80% to 20%)	$t_F$		8	18	ns	$C_{LOAD}=1nF$
Common Mode Transient Immunity	CMTI	150			kV/us	Verified by design

6.3. Typical Performance characteristics

<p>Figure 6.1 V<sub>CC</sub> Operating Current versus Temperature</p>	<p>Figure 6.2 V<sub>CC</sub> Quiescent Current versus Supply Voltage</p>
<p>Figure 6.3 Forward Threshold Current versus Temperature</p>	<p>Figure 6.4 Forward Current versus Forward Voltage Drop</p>
<p>Figure 6.5 Forward voltage drop versus Temperature (I<sub>F</sub>=10mA)</p>	<p>Figure 6.6 V<sub>OH</sub> (50mA Load) versus Temperature</p>




Figure 6.7  $V_{OL}$  (50mA Load) versus Temperature




Figure 6.8 Output drive currents versus Temperature




Figure 6.9 Propagation delay versus Temperature ( $I_F=10mA$ )




Figure 6.10  $R_{OH}$  versus Temperature




Figure 6.11  $R_{OL}$  versus Supply voltage



6.4. Parameter Measurement Information




Figure 6.12 I<sub>OL</sub> Sink Current Test Circuit




Figure 6.13 I<sub>OH</sub> Source Current Test Circuit




Figure 6.14 I<sub>F</sub> to V<sub>OUT</sub> Propagation Delay, Rise Time and Fall Time

## 7. High Voltage Feature Description

### 7.1. Insulation and Safety Related Specifications

<i>Parameters</i>	<i>Symbol</i>	<i>Value</i> <i>SOW8</i>	<i>Unit</i>	<i>Comments</i>
Minimum External Air Gap (Clearance)	CLR	8	mm	Shortest terminal-to-terminal distance through air
Minimum External Tracking (Creepage)	CPG	8	mm	Shortest terminal-to-terminal distance across the package surface
Distance Through Insulation	DTI	20	um	Minimum internal gap
Tracking Resistance (Comparative Tracking Index)	CTI	>600	V	
Material Group		I		IEC 60664-1

## 7.2. Insulation Specification for SOW8 Package

Description	Test Condition	Symbol	Value	Unit
Overvoltage Category per IEC60664-1	For Rated Mains Voltage $\leq 600V_{RMS}$		I to III	
	For Rated Mains Voltage $\leq 1000V_{RMS}$		I to II	
Climatic Category			40/125/21	
Pollution Degree			2	
<b>DIN EN IEC 60747-17(VDE 0884-17)</b>				
Maximum Working Isolation Voltage	AC voltage	$V_{IOWM}$	1500	$V_{RMS}$
	DC voltage		2121	$V_{DC}$
Maximum Repetitive Peak Isolation Voltage		$V_{IORM}$	2121	$V_{PEAK}$
Apparent Charge	Method B1, $V_{pd(m)}=V_{IORM}\times 1.875$ , 100% production test, $t_{ini}=t_m=1s$	$q_{pd}$	<5	pC
	Method A , After Environmental Tests Subgroup 1, $V_{pd(m)}=V_{IORM}\times 1.6$ , $t_{ini}=60s$ , $t_m=10s$			pC
	Method A , After Input and Output Safety Test Subgroup 2 and Subgroup 3, $V_{pd(m)}=V_{IORM}\times 1.2$ , $t_{ini}=60s$ , $t_m=10s$ , partial discharge <5pC			pC
Maximum Transient Isolation Voltage	$t = 60s$	$V_{IOTM}$	8000	$V_{PEAK}$
Maximum Impulse Voltage	Tested in air, 1.2/50us waveform per IEC62368-1	$V_{IMP}$	6000	$V_{PEAK}$
Maximum Surge Isolation Voltage	Test method per IEC62368-1, 1.2/50us waveform, $V_{IOSM} \geq V_{IMP} \times 1.3$	$V_{IOSM}$	10000	$V_{PEAK}$
Isolation Resistance	$V_{IO}=500V$ at $T_A=T_S=25^\circ C$	$R_{IO}$	$>10^{12}$	$\Omega$
	$V_{IO}=500V$ at $T_A=T_S=150^\circ C$		$>10^9$	$\Omega$
	$V_{IO}=500V$ at $100^\circ C \leq T_A \leq 125^\circ C$		$>10^{11}$	$\Omega$
Isolation Capacitance	$f = 1MHz$	$C_{IO}$	1	pF
<b>UL1577</b>				
Insulation voltage per UL	$V_{TEST} = V_{ISO}$ , $t = 60s$ (qualification), $V_{TEST} = 1.2 \times V_{ISO}$ , $t = 1s$ (100% production test)	$V_{ISO}$	5700	$V_{PEAK}$

**7.3. Safety-Limiting Values for SOW8 Package**

Description	Test Condition	Symbol	Value	Unit	
Maximum Safety Temperature		$T_s$	150	°C	
Maximum Safety Power Dissipation	$R_{\theta JA}=120^{\circ}\text{C}/\text{W}, T_J=150^{\circ}\text{C}, T_A=25^{\circ}\text{C}$	$P_s$	Total	1.04	W
			Input Side	0.05	
			Output Side	0.99	
Maximum Safety Current	$R_{\theta JA}=120^{\circ}\text{C}/\text{W}, V_{CC2}=15\text{V}, T_J=150^{\circ}\text{C}, T_A=25^{\circ}\text{C}$	$I_s$	Output Side	66	mA
	$R_{\theta JA}=120^{\circ}\text{C}/\text{W}, V_{CC2}=30\text{V}, T_J=150^{\circ}\text{C}, T_A=25^{\circ}\text{C}$		Output Side	33	




Figure 7.1 Thermal Derating Curve for Limiting Power per DIN VDE V 0884-17 for SOW8 Package

**7.4. Regulatory Information for SOW8 Package**

<i>UL</i>		<i>VDE</i>	<i>CQC</i>
UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A	DIN VDE V 0884-11(VDE V 0884-17):2017-01	Certified by CQC11-471543-2012 GB4943.1-2011
Single Protection, 5700V <sub>RMS</sub> Isolation Voltage	Single Protection, 5700V <sub>RMS</sub> Isolation voltage	Reinforced Insulation V <sub>IORM</sub> =2121V <sub>PEAK</sub> , V <sub>IOTM</sub> =8000V <sub>PEAK</sub> , V <sub>IOSM</sub> =10000V <sub>PEAK</sub>	Reinforced Insulation
File (pending)	File (pending)	File (pending)	File (pending)

## 8. Function Description

### 8.1. Functional Block Diagram

The NSI6801M is a single-channel isolated gate driver which is pin-compatible for popular opto-coupled gate driver. The integrated galvanic isolation between control input logic and driving output stage grants additional safety. The device can source 5A and sink 5A peak current, which can drive IGBTs, power MOSFETs and SiC MOSFETs in many applications such as motor control systems, solar inverters and power supplies. Active pull-down and short circuit clamping features are implemented to protect power transistor.




Figure 8.1 NSI6801M Functional Block Diagram

### 8.2. Truth Tables

Table 8.1 Driver Function Table <sup>(1)</sup>

<i>e-diode</i>	<i>V<sub>CC</sub> status</i>	<i>Outputs</i>
X	Powered Down	L
$I_F > I_{FLH}$	Powered Up	H
$I_F < I_{FLH}$	Powered Up	L

(1) H= Logic High; L= Logic Low; X= Irrelevant

### 8.3. Output Stage




Figure 8.2 NSI6801M Output Stage

In miller-clamp output configuration as shown in Figure 8.2, the pull down structure works as two parallel N-channel MOSFETs

structure when the CLAMP and OUT pins connect to the gate of the IGBT or MOSFET.

Table 8.2 NSI6801M Output Stage On-Resistance

$R_{NMOS}$	$R_{OH}$	$R_{OL}$	$R_{CLAMP}$	Unit
0.8	3	0.6	0.6	$\Omega$

The NSI6801M has P-channel and N-channel MOSFET in parallel to pull up the OUT pin when turning on external power transistor. During DC measurement, only the P-channel MOSFET is conducting. The measurement result  $R_{OH}$  represents the on-resistance of P-channel MOSFET.

The voltage and current of external power transistor drain to source or collector to emitter change during turn on. At that time, the NSI6801M N-channel MOSFET turns on to pull up OUT more quickly. It results external power transistor faster turn on time, lower turn on power loss, also leads to smaller temperature increase of NSI6801M. The equivalent pull-up resistance of NSI6801M is the parallel combination  $R_{OH} \parallel R_{NMOS}$ . The result is quite small, indicating the strong driving capability of NSI6801M.

The pull-down structure of NSI6801M is simply composed of an N-channel MOSFET with on-resistance of  $R_{OL}$ . The result is quite small, indicating the strong driving capability of NSI6801M.

#### 8.4. $V_{CC}$ and Under Voltage Lock Out (UVLO)

The lower limit of driver side supply voltage ( $V_{CC}$ ) is determined by the internal UVLO protection feature of the device.  $V_{CC}$  voltage should not fall below the UVLO threshold for normal operation, or else the gate-driver outputs can become clamped low.

A local bypass capacitor should be placed between the  $V_{CC}$  and  $V_{EE}$  pins, with a value of 220-nF to 10- $\mu$ F for device biasing. An additional 100nF capacitor in parallel with the device biasing capacitor is recommended for high frequency filtering. Both capacitors should be positioned as close to the device as possible. Low-ESR, ceramic surface-mount capacitors are recommended.

#### 8.5. Active Pull-Down

The Active Pull-Down feature ensures a safe IGBT or MOSFET off-state if  $V_{CC}$  is not connected to the power supply. When  $V_{CC}$  is floating, the driver output is held low and clamping  $V_{OUT}$  pin to approximately 2.5V higher than  $V_{EE}$ .

#### 8.6. Short Circuit Clamping

During short circuit the gate voltage of IGBT or MOSFET tends to rise because of the feedback via the Miller capacitance. The diode between  $V_{OUT}$  and  $V_{CC}$  pins inside the driver limits this voltage to a value slightly higher than the supply voltage. A maximum current of 500 mA may be fed back to the supply through this path for 10  $\mu$ s. If higher currents are expected or tighter clamping is desired external Schottky diodes may be added.

#### 8.7. Active Miller Clamp

The active miller clamp function helps to prevent the false turn-on of the power switches caused by the miller current in applications such as half bridge configuration. Where switched off IGBT turns to dynamically turn-on during turn on period of the opposite IGBT. It usually happens when a unipolar power supply is used. To avoid such false turn-on of switches a miller clamp allows sinking the miller current across a low impedance path in this dv/dt situation. During turn-off the gate voltage is monitored and the power-switch gate voltage is clamped to less than 2V referred to  $V_{EE}$ . The clamp is designed for a miller current in the same range as the nominal output current.

## 9. Application Note

### 9.1. Typical Application




Figure 9.1 NSI6801M typical application circuit with NMOS driving input stage

Bypassing capacitors connecting between  $V_{CC}$  and  $V_{EE}$  are needed to achieve reliable performance. To filter noise,  $0.1\mu\text{F}/50\text{V}$  ceramic capacitor is recommended to place as close as possible to NSI6801M. To support high peak currents when turning on external power transistor, additional  $10\mu\text{F}/50\text{V}$  ceramic capacitor is recommended. If the  $V_{CC}$  power supply is located long distance from the IC, bigger capacitance is needed.




Figure 9.2 NSI6801M typical application circuit with one buffer driving input stage

NSI6801M requires 7mA to 16mA bias current that flows into the e-diode for normal operation. The PWM from MCU is not suitable to provide such current directly and external circuit is needed. In Figure 9.1, one NMOS is used with split input resistors. Another input drive method is using one buffer, as shown in Figure 9.2. The details to calculate input drive parameters are in Chapter 9.3.



### 9.2. Interlock Protection




Figure 9.3 Interlock Protection using NSI6801M

For applications to drive power transistors in half bridge configuration, two NSI6801M can be used. Interlock protection is possible as shown in Figure 9.3. If the controller has some mistake, leading to negative dead time, the output PWM of NSI6801M is adjusted to avoid power transistor shoot through. The input side reverse breakdown voltage of NSI6801M is greater than 6.5V, which supports interlock protection of 3.3V or 5V PWM signal source.

### 9.3. Selecting Input Resistor

The recommended forward current range for NSI6801 is 7mA to 16mA. The value of input resistor, buffer supply voltage and buffer internal resistance influence the forward current, as shown in Equation (1). In Figure 9.1,  $R_{IN1}$  is the on-resistance of the external NMOS. In Figure 9.2,  $R_{IN2}$  is the buffer output impedance in output “High” state. In Figure 9.3,  $R_{IN3}$  is the summary of buffer output impedance in “High” and “Low” state.

$$R_{EXT} = \frac{V_{SUP} - V_F}{I_F} - R_{INx} \tag{1}$$

The parameter variation needs to be taken into consideration when selecting input resistor. Table 9.1 lists parameter variation in this example. Manufacturer’s tolerance for  $R_{EXT}$  is 2%.

Table 9.1 External parameters range when calculating input resistor

Parameters	Min	Typ	Max
NSI6801 forward current $I_F$	7mA	10mA	16mA
NSI6801 forward voltage $V_F$	1.8V	2.1V	2.4V
Buffer supply voltage $V_{SUP}$	5V*95%	5V	5V*105%

$R_{IN1}$	0.25Ω	/	1Ω
$R_{IN2}$	12Ω	18Ω	23Ω
$R_{IN3}$	9Ω	14Ω	18Ω

$R_{EXT}$  calculated based on these parameters above is as follows:

$$R_{EXT\_min} = \left( \frac{V_{SUP\_max} - V_{F\_min}}{I_{F\_max}} - R_{INx\_min} \right) / (1 - 2\%) \quad (2)$$

$$R_{EXT\_typ} = \frac{V_{SUP\_typ} - V_{F\_typ}}{I_{F\_typ}} - R_{INx\_typ} \quad (3)$$

$$R_{EXT\_max} = \left( \frac{V_{SUP\_min} - V_{F\_max}}{I_{F\_min}} - R_{INx\_max} \right) / (1 + 2\%) \quad (4)$$

Where  $R_{INx} = R_{IN1}$  or  $R_{IN2}$  or  $R_{IN3}$  is determined by topology.

#### 9.4. PCB Layout

Careful PCB layout is essential for optimal performance. Some key guidelines are:

- The bypass capacitors should be placed close to NSI6801M, between  $V_{CC}$  to  $V_{EE}$ .
- There is high switching current that charges and discharges the gate of external power transistor, leading to EMI and ring issues. The parasitic inductance of this loop should be minimized, by decreasing loop area and place NSI6801M close to power transistor.
- Place large amount of copper connecting to  $V_{EE}$  pin and  $V_{CC}$  pin for thermal dissipation, with priority on  $V_{EE}$  pin. If the system has multi  $V_{EE}$  or  $V_{CC}$  layers, use multiple vias of adequate size for connection.
- To ensure isolation performance between primary and secondary side, the space under the chip should keep free from planes, traces, pads or via.

### 10. Package Information




Figure 10.1 SOW8 Package Shape and Dimension in millimeters




Figure 10.2 Land Pattern Example of SOW8\_300mil






Figure 10.3 Solder Mask Detail of SOW8\_300mil

## 11. Ordering Information

<i>Part Number</i>	<i>Isolation Rating (kV)</i>	<i>UVLO Level</i>	<i>Temperature</i>	<i>MSL</i>	<i>Package Drawing</i>	<i>SPQ</i>	<i>Category</i>
NSI6801MB-DSWVR	5.7	9V	-40 to 125°C	3	SOW8	1000	Industrial
NSI6801MC-DSWVR	5.7	12V	-40 to 125°C	3	SOW8	1000	Industrial

## 12. Tape and Reel Information




ARBOR HOLE  
DETAIL A  
SCALE : 3:1

PRODUCT SPECIFICATION						
TAPE WIDTH	$\phi A$ $\pm 2.0$	$\phi N$ $\pm 2.0$	W1	W2 (MAX)	W3	E (MIN)
08MM	330	178	8.4 <sup>+0.5</sup> <sub>-0.0</sub>	14.4	SHALL ACCOMMODATE TAPE WIDTH WITHOUT INTERFERENCE	5.5
12MM	330	178	12.4 <sup>+2.0</sup> <sub>-0.0</sub>	18.4		5.5
16MM	330	178	16.4 <sup>+2.0</sup> <sub>-0.0</sub>	22.4		5.5
24MM	330	178	24.4 <sup>+2.0</sup> <sub>-0.0</sub>	30.4		5.5
32MM	330	178	32.4 <sup>+2.0</sup> <sub>-0.0</sub>	38.4		5.5

SURFACE RESISTIVITY			
LEGEND	SR RANGE	TYPE	COLOUR
A	BELOW $10^{12}$	ANTISTATIC	ALL TYPES
B	$10^8$ TO $10^{11}$	STATIC DISSIPATIVE	BLACK ONLY
C	$10^5$ & BELOW $10^5$	CONDUCTIVE (GENERIC)	BLACK ONLY
E	$10^8$ TO $10^{11}$	ANTISTATIC (COATED)	ALL TYPES

Figure 12.1 Tape Information



- NOTES:
1. 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE  $\pm 0.2$
  2. POCKET POSITION RELATIVE TO SPROCKET HOLE MEASURED AS TRUE POSITION OF POCKET, NOT POCKET HOLE.
  3. Ao AND Bo ARE MEASURED ON A PLANE AT A DISTANCE "R" ABOVE THE BOTTOM OF THE POCKET.

S

Figure 12.2 Reel Information of SOW8




Figure 12.3 Quadrant Designation for Pin1 Orientation in Tape

### 13. Revision History

Revision	Description	Date
1.0	Initial version	2024/1/10

## IMPORTANT NOTICE

The information given in this document shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party's intellectual property rights.

You are solely responsible for your use of Novosense's products and applications, and for the safety thereof. You shall comply with all laws, regulations and requirements related to Novosense's products and applications, although information or support related to any application may still be provided by Novosense.

The resources are intended only for skilled developers designing with Novosense's products. Novosense reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided. Novosense authorizes you to use these resources exclusively for the development of relevant applications designed to integrate Novosense's products. Using these resources for any other purpose, or any unauthorized reproduction or display of these resources is strictly prohibited. Novosense shall not be liable for any claims, damages, costs, losses or liabilities arising out of the use of these resources.

For further information on applications, products and technologies, please contact Novosense ([www.novosns.com](http://www.novosns.com)).

**Suzhou Novosense Microelectronics Co., Ltd**